Take the 2-minute tour ×
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It's 100% free, no registration required.

I need to generate a VLSI Systolic array to implement the AES encryption algorithm with key length of 128 bits. Following are the possible ways :

  1. Systolic for Key expansion
  2. Systolic in MixColumn
  3. Systolic for the on-the-fly calculation of S-box

For option #3, I am referring to this paper. Figure 2.1 from this paper gives the steps for calculating multiplicative inverse, which is the first step in S-box calculation. I am trying to convert this diagram into a systolic array, but haven't reached a concrete solution until now.

I am also referring to this paper to convert a cyclic algorithm into a Systolic one. However, I am not able to convert the operations involved in the AES encryption into Systolic structure. Could anyone give me any pointers on how to approach this problem?

share|improve this question
1  
This is a perfectly reasonable digital design implementation/architectural problem. You state this is a VLSI problem - that can mean different things to different pople. Is this an FPGA solution acceptable or perhaps you need to do directly to a ASIC design flow? –  placeholder Jun 2 '13 at 22:30
    
@rawbrawb : First, it has to be implemented and synthesized on FPGA. And after verifying the timing simulation on FPGA it has to be transferred to ASIC. It means final implementation is on ASIC. Hence, I have to avoid use of memory as far as possible. That is why I am trying to do on-the-fly calculation of S-box. –  Amruta Jun 12 '13 at 18:36

Your Answer

 
discard

By posting your answer, you agree to the privacy policy and terms of service.

Browse other questions tagged or ask your own question.