current community

your communities

more stack exchange communities

company blog
Stack Exchange Inbox Reputation and Badges
tour help
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It's 100% free.

Sign up
Here's how it works:
  1. Anybody can ask a question
  2. Anybody can answer
  3. The best answers are voted up and rise to the top
up vote 4 down vote favorite

This question already has an answer here:

I am trying to understand UART synchronization. In a UART, the default state is high, and it starts the reception process when it receives a start bit (high-to-low transition)

In some scenarios any spike, noise or interrupt may change the state from high to low, which is enough for the UART to detect it as a start bit. I know that a UART internally handles these scenarios and avoids the process of receiving a full byyr.

Can anyone explain me how a UART handles these spikes?

share|improve this question

marked as duplicate by tcrosley, PeterJ, Daniel Grillo, uint128_t, FakeMoustache 2 days ago

This question has been asked before and already has an answer. If those answers do not fully address your question, please ask a new question.
6  
There's a lot of information in this related question if you haven't already seen it. – Roger Rowland Mar 21 at 5:26
    
ur saying that the junk has the same logic level and baud rate as the start bit?? – Akshay Immanuel D Mar 21 at 5:26
    
@AkshayImmanuelD junk means spike or noise – Let Us Embed Mar 21 at 5:29
    
@LetUsEmbed "I know UART internally handles these scenarios and avoids the processing." AFAIK UART cannot differentiate between an actual data and a data that is induced by noise. Basic level of support that you can expect from the hardware UART Logic is parity check, that too it can detect only one bit Errors. The rest of the filtering of good and bad data frames is done in the Serial Protocol part. – seetharaman Mar 21 at 6:03
    
Are you assuming UARTs do edge detection? It sounds to me like UARTs are doing level detection and oversampling. – JS. Mar 21 at 15:58
up vote 5 down vote accepted

UART Receiver samples the Rx line 16 times(most uC's) before confirming the value of each bit. For example, if the baud is 9600,each bit time will be 104uS. Now to correctly detect the value of each bit(i.e whether its high or low), the UART receiver samples the bus every 104uS/16 seconds. The majority voting of these samples is then used to decide the value of a bit. The start bit is used to indicate to the receiver that data bits are about to be received. Its mandatory that the start bit be low.By employing such a sampling scheme, the receiver ensures that the effects of noise is eliminated.

share|improve this answer
    
This is called oversampling. On some MCUs the oversample (16x, 8x, etc) is configurable. – Chad Kennedy Mar 21 at 15:37
up vote 3 down vote

The UART will not start receiving a character simply because the line went low. It needs to be low for a certain period of time (30 to 50 percent of one bit time, and on some devices this may even be selectable). A glitch won't be long enough to trigger the reception of a character.

If noise does trigger this operation, that means your communication line is too noisy to be used for serial communication, at least not without some added error detection and correction.

share|improve this answer

Not the answer you're looking for? Browse other questions tagged or ask your own question.