spinalhdl

Star

Here are 28 public repositories matching this topic...

SpinalHDL / VexRiscv

Star

A FPGA friendly 32 bit RISC-V CPU implementation

cpu fpga vhdl riscv verilog soc spinalhdl softcore

Updated Mar 24, 2023
Assembly

SteffenReith / J1Sc

Star

A reimplementation of a tiny stack CPU

cpu fpga vhdl forth verilog hdl j1-cpu spinalhdl

Updated Jan 29, 2023
Scala

19801201 / SpinalHDL_CNN_Accelerator

Star

CNN accelerator implemented with Spinal HDL

fpga cnn yolo xilinx object-detection spinalhdl

Updated Mar 24, 2023
Scala

volatile-static / Keyboard

Star

客制化机械键盘——从0开始全套资料

keyboard embedded fpga ble verilog wireless nios ps2 nrf52832 usb-hid stm32f103c8t6 spinalhdl

Updated Aug 13, 2022
C

WukLab / Clio

Star

Clio, ASPLOS'22.

fpga disaggregation spinalhdl libibverbs

Updated Feb 8, 2022
C

SpinalHDL / SpinalCrypto

Star

SpinalHDL - Cryptography libraries

cryptography scala crypto fpga aes vhdl md5 sha rtl verilog crc hmac des spinalhdl

Updated Oct 30, 2022
Scala

wel97459 / FPGACosmacELF

Star

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

cpu fpga processor fred risc rca 8bit spinalhdl cosmac cosmac-elf

Updated Apr 23, 2021
VHDL

GuzTech / shdl6800

Star

shdl6800: A 6800 processor written in SpinalHDL

fpga hdl spinalhdl 6800 nmigen

Updated Jan 12, 2020
Scala

thuCGRA / SpinalHDL_Chinese_Doc

Star

Translated SpinalHDL-Doc(v1.7.2) into Chinese

documentation chinese-translation spinalhdl

Updated Oct 31, 2022
HTML

SpinalHDL / SpinalDoc-RTD

Star

The sources of the online SpinalHDL doc

documentation spinalhdl

Updated Mar 15, 2023
Python

plex1 / SpinalDev

Star

Docker Development Environment for SpinalHDL

dockerfile scala fpga vhdl rtl verilog spinalhdl

Updated May 30, 2020
Dockerfile

liuwei9 / SpinalHDL_CNN_Accelerator

Star

CNN accelerator implemented with Spinal HDL

scala fpga cnn yolo xilinx spinalhdl

Updated Dec 27, 2021
Scala

jiegec / fpu-wrappers

Star

Wrappers for open source FPU hardware implementations.

chisel3 hdl spinalhdl fpu

Updated Feb 22, 2023
Verilog

ThorKn / J1-forth

Star

Forth for the J1-CPU

fpga aes forth hdl spinal j1-cpu spinalhdl j1sc j1

Updated Mar 13, 2017
Forth

D0ot / glec2

Star

A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL

cpu riscv spinalhdl riscv32

Updated Jul 5, 2021
Scala

zhutmost / spinalhdl-template

Star

Mill template for beginning your SpinalHDL project

scala asic fpga hardware hdl spinalhdl

Updated Feb 26, 2023
Scala

jiegec / EspinalLib

Star

Reusable small hardware components for SpinalHDL

hdl spinalhdl

Updated Jul 3, 2022
Scala

voldemoriarty / Matmul

Star

Matrix Multiplication in Hardware

fpga matrix-multiplication xilinx altera hdl hardware-acceleration spinalhdl nios-ii

Updated Jun 3, 2020
C

volatile-static / SpinalVS

Star

Visual Simulation for SpinalHDL

scala spinalhdl

Updated Jun 16, 2022
Scala

jens-na / VexRiscv-CCOPI

Star

Custom Coprocessor Interface for VexRiscv

risc-v spinalhdl processor-interface

Updated Sep 19, 2018
C++

Improve this page

Add a description, image, and links to the spinalhdl topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the spinalhdl topic, visit your repo's landing page and select "manage topics."

Learn more