#
vsd
Here are 14 public repositories matching this topic...
Library/Tools to convert Microsoft (MS) Visio documents (VSS and VSD) to SVG
-
Updated
Oct 18, 2021 - C++
This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow.
-
Updated
Nov 26, 2020 - Verilog
This script builds openlane and all its dependencies on an Ubuntu (only) System.
-
Updated
Jun 29, 2021 - Shell
This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
-
Updated
Jun 6, 2021 - Verilog
This repo contains documentation of the "VSD Open On-Chip Clock Multiplier (PLL) on OSU180" tutorial.
magic
vsd
clock
layout
fabrication
circuit
vlsi
pll
vco
intergrated
frequency-divider
on-chip
osu180
-
Updated
Oct 19, 2021
Python SDK to communicate with Aspose.Diagram REST API. Process Visio® files in the Cloud with zero initial cost.
-
Updated
Feb 11, 2021 - Python
Report of the contents learned in the 5-day workshop by VSD regarding the open-source EDA tools in the VLSI industry
-
Updated
Feb 25, 2021
This repo contains documentation of the "VSD Open Digital-Design-on-FPGA" tutorial.
-
Updated
Oct 21, 2021
2 bit random number generation under data encryption using Synopsys Custom Compiler in 32nm CMOS Technology
vsd
synopsys
data-encryption
lfsr
digital-electronics
iith
analog-hackathon
synopsys-custom-compiler
-
Updated
Feb 24, 2022
Improve this page
Add a description, image, and links to the vsd topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vsd topic, visit your repo's landing page and select "manage topics."