fpga
Here are 2,684 public repositories matching this topic...
Our users are often confused by the output from programs such as zip2john sometimes being very large (multi-gigabyte). Maybe we should identify and enhance these programs to output a message to stderr to explain to users that it's normal for the output to be very large - maybe always or maybe only when the output size is above a threshold (e.g., 1 million bytes?)
-
Updated
Nov 2, 2021 - Python
-
Updated
Jan 11, 2021 - C
If this is not the case a page fault should be generated. Right now we generate an instruction access fault.
-
Updated
Nov 3, 2021 - Haskell
-
Updated
Mar 23, 2021 - C
-
Updated
Nov 3, 2021 - Verilog
-
Updated
Nov 3, 2021 - C++
-
Updated
Nov 3, 2021 - JavaScript
-
Updated
Oct 6, 2021 - Verilog
Translate README.md
If you speak another language, I would appreciate your help in translating the README.md.
For tables, checklists, or other data that might change, please indicate that that information is in the main README. Otherwise every change to the main README will need to be replicated to the other READMEs.
^ I've tried to do this a bit in the French README. The only thing you need to replicate when
-
Updated
Nov 3, 2021 - VHDL
-
Updated
Oct 16, 2021 - HTML
The profiling plots should include the distribution of the input layer / input data and the box for the input data type.
Here's a profiling plot for a "good" version of a model:
Then I changed `config['LayerName']['fc1_input']['Precision']['result'] =
Tuo Xie requested the ability to visualize clocking (pins & wires I believe). We should make it easier to visualize subsets of the device routing resource and types of routing nets.
Proposed Behaviour
Add filtering to the rr_nodes displayed (ToggleRR), and to the nets displayed (ToggleNets). I think we should have an option to filter what is shown by node type, node name (segment or pin t
Improve this page
Add a description, image, and links to the fpga topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fpga topic, visit your repo's landing page and select "manage topics."

paddle-mobile将开发一个新的版本,为了:
因此,paddle-mobile将会进行一次完全的重构,从框架设计到代码开发。在新版本开发完成后,将会删除原有mobile-deep-learning的代码。新版本开发期间,代码将放置在paddle-mobile repo的一个子目录下。对于子目录的命名,目前有3个候选,希望大家投票:
有更好的建议,请回复issue。相关issue:#121
另外,待新版本代码开发完成,移除老版本mobile-deep-learning代码后,新版本代码将移出子目录,直接放置在paddle-mobile repo下面。