lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about today.
OpenTitan: Open source silicon root of trust
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Lean but mean RISC-V system!
SPI protocol Accelerated VIP
Common SystemVerilog components
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
Pipelines the AXI path with FIFOs