Skip to content
main
Switch branches/tags
Code

Latest commit

* upgrade to stable chisel 3.5.0

* fix chiesl 3.5 warnings

* port tests to chiseltest

* change chisel hardware makefile to use sbt test to run unittests
d4a15f6

Git stats

Files

Permalink
Failed to load latest commit information.

VTA Hardware Design Stack

Build Status

VTA (versatile tensor accelerator) is an open-source deep learning accelerator complemented with an end-to-end TVM-based compiler stack.

The key features of VTA include:

  • Generic, modular, open-source hardware
    • Streamlined workflow to deploy to FPGAs.
    • Simulator support to prototype compilation passes on regular workstations.
  • Driver and JIT runtime for both simulator and FPGA hardware back-end.
  • End-to-end TVM stack integration
    • Direct optimization and deployment of models from deep learning frameworks via TVM.
    • Customized and extensible TVM compiler back-end.
    • Flexible RPC support to ease deployment, and program FPGAs with the convenience of Python.