lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about this week.
OpenTitan: Open source silicon root of trust
AXI X-Bar
Common SystemVerilog components
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
AXI Adapter(s) for RISC-V Atomic Operations
Pipelines the AXI path with FIFOs
A Linux-capable RISC-V multicore for and by the world
Simple single-port AXI memory interface
handle bus interconnection
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
[UNRELEASED] FP div/sqrt unit for transprecision
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication