T-head-Semi / openc910
OpenXuantie - OpenC910 Core
See what the GitHub community is most excited about today.
OpenXuantie - OpenC910 Core
Open source, high performance, FPGA-based NIC
The Ultra-Low Power RISC-V Core
Verilog PCI express components
Toaplan Zerowing for MiSTer
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
High performance motor control
Wraps the NVDLA project for Chipyard integration
Verilog Ethernet components for FPGA implementation
Small footprint and configurable PCIe core
The lab schedules for EECS168 at UC Riverside
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!