EttusResearch / uhd
The USRP™ Hardware Driver Repository
See what the GitHub community is most excited about today.
The USRP™ Hardware Driver Repository
Small footprint and configurable PCIe core
Python module containing verilog files for serv cpu (for use with LiteX).
Toaplan Zerowing for MiSTer
OpenXuantie - OpenC910 Core
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
SERV - The SErial RISC-V CPU
Open source FPGA-based NIC and platform for in-network compute
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog AXI components for FPGA implementation