An abstraction library for interfacing EDA tools
-
Updated
Dec 26, 2022 - Python
An abstraction library for interfacing EDA tools
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
HDL support for VS Code
Repurposing existing HDL tools to help writing better code
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
Tutorial de instalação do Quartus Prime no Linux
VHDL , ModelSIM, Quartus, FPGA, Image Processing
Example of Python and PyTest powered workflow for a HDL simulation
Single-Cycle RISC-V Processor in systemverylog
DSSS Wireless transmit-receive system in VHDL
A simulation to PDP-11 microprocessor with modelsim, The design is a micro-programmed based with an average of 9 clock cycles per instruction.
My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA
Add a description, image, and links to the modelsim topic page so that developers can more easily learn about it.
To associate your repository with the modelsim topic, visit your repo's landing page and select "manage topics."