Skip to content
@darklife

Darklife

Research Foundation

Pinned

  1. darkriscv Public

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    Verilog 1.2k 188

Repositories

  • darkriscv Public

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    Verilog 1,178 BSD-3-Clause 188 11 1 Updated Mar 19, 2021
View all repositories

Top languages

Loading…

Most used topics

Loading…