lowRISC / ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
See what the GitHub community is most excited about this week.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Lean but mean RISC-V system!
SystemVerilog modules and classes commonly used for verification
Generic Register Interface (contains various adatpers)
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
[UNRELEASED] FP div/sqrt unit for transprecision
AXI Adapter(s) for RISC-V Atomic Operations
Simple single-port AXI memory interface
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs
APB Timer Unit
RISC-V Debug Support for our PULP RISC-V Cores