What’s New!

RISC-V Announces First New Specifications of 2022, Adding to 16 Ratified in 2021 | RISC-V International

| Announcements, What's New | No Comments
Efficient Trace, Supervisor Binary Interface, Unified Extensible Firmware Interface, and Zmmul Multiply-Only Extension Accelerate Embedded- and Large-System Design. Six Additional Specifications Already In the Pipeline As Development Extends Into Vertical…

RISC-V: The Open era of computing

RISC-V: The Free and Open RISC Instruction Set Architecture

RISC-V is the free and open ISA
… Driven through Open collaboration
… Enabling freedom of design across all domains and industries
… Cementing the strategic foundation of semiconductors

Welcome to the Open era of computing!

RISC-V International is a non-profit organization supporting the free and open RISC instruction set architecture and extensions. We enable open community collaboration, technology advancements in the RISC-V ecosystem, and visibility of RISC-V successes.

Join us!

RISC-V Blog

DeepComputing and Xcalibyte Open Pre-Orders for First Native RISC-V Development Laptop; Quantities Limited | Xcalibyte and Deep Computing

| Blog | No Comments
ROMA development platform features forthcoming quad-core RISC-V processor for fastest, seamless RISC-V software development experience. DeepComputing and Xcalibyte today opened pre-orders for the industry’s first native RISC-V development laptop. The…

SoC Design Challenge: the first engineering hackathon for students in Russia | Nickolay Ternovoy, Syntacore

| Blog | No Comments
YADRO and Syntacore hosted the first ever engineering hackathon for students in Russia. The event was organized in association with National Research University of Electronic Technology (MIET) and took place…

In the News

Espressif Unveils Its First Dual-Band Wi-Fi 6 and BLE RISC-V Part for the IoT: The ESP32-C5 | Gareth Halfacree, Hackster.io

| In the News | No Comments
Espressif has announced its first RISC-V chip — and the industry's first, it claims — to offer dual-band Wi-Fi 6 and Bluetooth Low Energy (BLE) connectivity: the ESP32-C5. Following on…

Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies | Breker Verification Systems

| In the News | No Comments
Breker Verification Systems, the leading provider of advanced test content synthesis solutions, including RISC-V Cache Coherency and other SoC integration Verification Intellectual Property (VIP) in the "TrekApps" family, today joined…

Announcements

RISC-V Announces First New Specifications of 2022, Adding to 16 Ratified in 2021 | RISC-V International

| Announcements, What's New | No Comments
Efficient Trace, Supervisor Binary Interface, Unified Extensible Firmware Interface, and Zmmul Multiply-Only Extension Accelerate Embedded- and Large-System Design. Six Additional Specifications Already In the Pipeline As Development Extends Into Vertical…

Intel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open Computing

| Announcements, Blog, In the News | No Comments
RISC-V welcomes Intel to the Board of Directors to collaborate on RISC-V IP and contribute engineering expertise to accelerate RISC-V software development ZURICH – February 7, 2022 – RISC-V International,…

Join RISC-V International

RISC-V International comprises a large member organization building the first open, collaborative community of software and hardware innovators powering innovation at the edge forward. Through various events and workshops, RISC-V International is changing the way the industry works together and collaborates – creating a new kind of open hardware and software ecosystem. Become a member today and help pioneer the industry’s future de facto ISA for design innovation.

Join Now

Premier Members