fpga

Here are 3,477 public repositories matching this topic...

openwall / john

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

c fpga gpu opencl ripper assembler openmp mpi password hash simd gpgpu cracker john jtr crypt

Updated Nov 8, 2022
C

PaddlePaddle / Paddle-Lite

Star

PaddlePaddle High Performance Deep Learning Inference Engine for Mobile and Edge (飞桨高性能深度学习端侧推理引擎）

arm mobile embedded fpga deep-learning neural-network mali baidu mdl mobile-deep-learning

Updated Nov 11, 2022
C++

platformio / platformio-core

Star

A professional collaborative platform for embedded development 👽

Updated Nov 5, 2022
Python

logisim-evolution / logisim-evolution

Star

Digital logic design tool and simulator

education simulator fpga vhdl logic circuits verilog circuit digital-logic logisim digital-circuit digital-circuits timing-diagram digital-logic-design logisim-evolution

Updated Nov 11, 2022
Java

open-sdr / openwifi

Star

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

Updated Oct 25, 2022
C

enjoy-digital / litex

Star

Build your hardware, easily!

fpga hardware system-on-chip

Updated Nov 11, 2022
C

SpinalHDL / VexRiscv

Star

A FPGA friendly 32 bit RISC-V CPU implementation

cpu fpga vhdl riscv verilog soc spinalhdl softcore

Updated Nov 11, 2022
Assembly

jbush001 / NyuziProcessor

Star

GPGPU microprocessor architecture

processor-architecture fpga hardware gpu graphics verilog microprocessor gpu-computing

Updated Sep 11, 2022
C

LeiWang1999 / FPGA

Star

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga verilog xilinx vivado pynq

Updated May 15, 2022

openhwgroup / cva6

Star

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

asic cpu fpga riscv questasim verilator systemverilog-hdl rv64gc ariane

Updated Nov 11, 2022
SystemVerilog

GlasgowEmbedded / glasgow

Star

Scots Army Knife for electronics

fpga usb hardware ice40 debugging-tool

Updated Aug 14, 2022
Python

darklife / darkriscv

Star

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

cpu fpga core processor riscv rtl verilog risc-v rv32i softcore processor-design rv32e

Updated Oct 7, 2022
Verilog

FPGAwars / icestudio

Star

❄️ Visual editor for open FPGA boards

javascript editor fpga ide blocks verilog icestorm lattice icestudio

Updated Nov 9, 2022
JavaScript

clash-lang / clash-compiler

Star

Haskell to VHDL/Verilog/SystemVerilog compiler

haskell asic fpga vhdl verilog systemverilog hardware-description-language

Updated Nov 11, 2022
Haskell

SpinalHDL / SpinalHDL

Star

Scala based HDL

scala fpga vhdl rtl verilog

Updated Nov 11, 2022
Scala

analogdevicesinc / hdl

Star

HDL libraries and projects

fpga verilog hdl hacktoberfest analog-devices jesd204b

Updated Nov 11, 2022
Verilog

doonny / PipeCNN

Star

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

deep-neural-networks fpga deep-learning hls hardware opencl altera-opencl-sdk fpga-accelerator

Updated Feb 14, 2022
C

sylefeb / Silice

Star

Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.

language programming fpga

Updated Nov 11, 2022
C++

corundum / corundum

Star

Open source FPGA-based NIC and platform for in-network compute

linux networking fpga nic in-network-compute

Updated Oct 14, 2022
Verilog

stnolting / neorv32

Star

🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

microcontroller embedded cpu fpga core processor vhdl gdb riscv rtos soc risc-v openocd soft-core system-on-chip rv32 neorv32 riscof

Updated Nov 11, 2022
VHDL

Improve this page

Add a description, image, and links to the fpga topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fpga topic, visit your repo's landing page and select "manage topics."

Learn more