A modern hardware definition language and toolchain based on Python
-
Updated
Mar 22, 2023 - Python
A modern hardware definition language and toolchain based on Python
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
An abstraction library for interfacing EDA tools
SystemVerilog to Verilog conversion
Hardware and gateware for getting started in FPGA-based audio synthesis with open source tools.
FPGA tool performance profiling
Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
XCrypto: a cryptographic ISE for RISC-V
Plugins for Yosys developed as part of the F4PGA project.
Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
Sphinx Extension which generates various types of diagrams from Verilog code.
Add a description, image, and links to the yosys topic page so that developers can more easily learn about it.
To associate your repository with the yosys topic, visit your repo's landing page and select "manage topics."