ice40
Here are 112 public repositories matching this topic...
Open source ultrasound processing modules and building blocks
-
Updated
Mar 24, 2023 - Jupyter Notebook
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
-
Updated
Mar 29, 2023 - Jupyter Notebook
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
-
Updated
Feb 17, 2023 - AGS Script
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
-
Updated
Jul 30, 2020 - Verilog
New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi standard. Supports DDR and SRD tranfser!
-
Updated
Feb 21, 2022 - GLSL
FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit
-
Updated
Dec 4, 2020 - Verilog
Small Processing Unit 32: A compact RV32I CPU written in Verilog
-
Updated
May 30, 2022 - C
Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit
-
Updated
Jan 30, 2020 - Verilog
A collection of little open source FPGA hobby projects
-
Updated
Feb 6, 2020 - SystemVerilog
IP operations in verilog (simulation and implementation on ice40)
-
Updated
Oct 24, 2019 - Verilog
Improve this page
Add a description, image, and links to the ice40 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ice40 topic, visit your repo's landing page and select "manage topics."