SpinalHDL / VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
See what the GitHub community is most excited about today.
A FPGA friendly 32 bit RISC-V CPU implementation
the official Rust and C implementations of the BLAKE3 cryptographic hash function
Original Apollo 11 Guidance Computer (AGC) source code for the command and lunar modules.
Disassembly of Pokémon Red/Blue
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
AMD's Machine Intelligence Library
Hello world in every computer language. Thanks to everyone who contributes to this, make sure to see contributing.md for contribution instructions!
Working draft of the proposed RISC-V V vector extension
A repo to contribute in open source via README only. A dream repo for open source beginner
Learning assembly for Linux x86_64
Basic linear algebra subroutines for embedded optimization
A blazingly fast JSON serializing & deserializing library
An upgrade to Pokémon Crystal. Brings features and content up to date, and adds some original content.