alexforencich / verilog-ethernet
Verilog Ethernet components for FPGA implementation
See what the GitHub community is most excited about today.
Verilog Ethernet components for FPGA implementation
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
Verilog PCI express components
HDL libraries and projects
The USRP™ Hardware Driver Repository
SERV - The SErial RISC-V CPU
Verilog AXI components for FPGA implementation
Toaplan V1 system for MiSTer FPGA
Wraps the NVDLA project for Chipyard integration
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
OpenXuantie - OpenC910 Core
RISC-V System on Chip Template Based on the picorv32 Processor
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Verilog behavioral description of various memories